

PENDING CLAIMS:

- 1 1. (unchanged/original) A microprocessor comprising:
2 a first integrated circuit chip having an active face including a central processing unit; and
3 a second integrated circuit chip mounted on, and electrically connected to, the active face of
4 the first integrated circuit, wherein the second integrated circuit chip provides added functionality
5 to the central processing unit of the first integrated circuit.
- 1 2. (previously amended) The microprocessor of claim 1, wherein the central processing unit
2 comprises one of a digital signal processor and a field programmable gate array.
- 1 3. (previously amended) The microprocessor of claim 1, wherein an active face of the second
2 integrated circuit chip faces the active face of the first integrated circuit chip.
- 1 4. (previously amended) The microprocessor of claim 1, wherein the second integrated circuit chip
2 comprises one of a memory and an analog-to-digital converter.

1 5. (previously amended) The microprocessor of claim 4, wherein the second integrated circuit
2 comprises one of a cache memory, a dynamic random access memory (DRAM), a static random
3 access memory (SRAM), and a flash memory.

1 6. (previously amended) The microprocessor of claim 1, wherein at least one metal region projecting
2 from the active face of the first integrated circuit chip overlies at least one metal region projecting
3 from a surface of the second integrated circuit chip.

1 7. (previously amended) The microprocessor of claim 6, wherein the second integrated circuit chip
2 is spaced apart from the first integrated chip by a distance of at least a projection height of the at least
3 one metal region projecting from the active face of the first integrated circuit chip plus a projection
4 height of the at least one metal region projecting from the surface of the second integrated circuit
5 chip, wherein the distance is sufficient to permit electrical connection to contact pads on the active
6 surface of the first integrated circuit chip for external connection to the central processing unit.

1 8. (previously amended) The microprocessor of claim 6, further comprising:

2 a bonding layer between and electrically connecting the at least one metal region projecting
3 from the active face of the first integrated circuit chip and the at least one metal region projecting
4 from a surface of the second integrated circuit chip, wherein the bonding layer provides mechanical
5 bonding of the first and second integrated circuit chips.

1 9. (previously amended) The microprocessor of claim 1, further comprising:

2 at least two groups of contact pads on the active surface of the first integrated circuit chip for
3 external connection to the central processing unit, wherein the second integrated circuit chip has a
4 width less than a distance between the two groups of contact pads.

1 10. (previously amended) The microprocessor of claim 1, further comprising:

2 a third integrated circuit chip mounted on, and electrically connected to, the active face of
3 the first integrated circuit adjacent the second integrated circuit chip, wherein the third integrated
4 circuit chip adds further functionality to the central processing unit of the first integrated circuit.

1 11. (previously amended) The microprocessor of claim 1, wherein the electrical connection between
2 the first integrated circuit chip and the second integrated circuit chip is by direct connection of metal
3 regions on the active faces of the first and second integrated circuit chips by a bonding layer.

1 12. (previously amended) The microprocessor of claim 1, wherein a length and width of the second
2 integrated circuit chip are less than a respective length and width of the first integrated circuit chip.

1 13. (previously amended) A microprocessor comprising:
2 a first chip having an active face including a central processing unit; and
3 a second chip having an active face, the second chip mounted on, and electrically connected
4 to, the active face of the first chip, wherein the second chip adds functionality to the central
5 processing unit of the first chip and wherein the electrical connection is by a bonding layer between
6 metal regions on the active faces of the first and second chips.

1 14. (previously amended) The microprocessor of claim 13, wherein the metal regions further
2 comprise one of:

3 conductive regions projecting from the active faces of the first and second chips; and

4 conductive layers over insulating regions projecting from the active faces of the first and
5 second chips,

6 wherein the active regions of the first and second chips are spaced apart by the metal regions.

1 15. (previously amended) The microprocessor of claim 13, wherein the central processing unit
2 comprises one of a digital signal processor and a field programmable gate array.

1 16. (previously amended) The microprocessor of claim 13, wherein the second chip comprises one
2 of a memory and an analog-to-digital converter.

1 17. (previously amended) The microprocessor of claim 13, wherein at least one of the metal regions
2 on the active surface of the first chip is disposed over a portion of an integrated circuit forming the
3 central processing unit.

1 18. (previously amended) The microprocessor of claim 13, further comprising:
2 a third chip mounted on, and electrically connected to, the active face of the first chip
3 adjacent the second chip wherein the third chip adds further functionality to the central processing
4 unit of the first chip.

1 19. (previously amended) The microprocessor of claim 13, wherein a width of the second integrated
2 circuit chip is less than a width of the first integrated circuit chip.